



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re the Application of:

YOUFENG WU, ET AL.

Application No.: 10/017,669

Filed: October 30, 2001

For: **METHOD, APPARATUS, AND SYSTEM  
TO OPTIMIZE FREQUENTLY  
EXECUTED CODE AND TO USE  
COMPILER TRANSFORMATION AND  
HARDWARE SUPPORT TO HANDLE**

Art Group: 2122

Examiner: Unassigned

**RECEIVED**

MAR 15 2002

Technology Center 2100

**INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97**

Assistant Commissioner for Patents  
Washington, D.C. 20231

Sir:

In accordance with the duty of disclosure under 37 CFR § 1.56 and in accordance with 37 C.F.R. § 1.97, enclosed is a copy of Information Disclosure Citation Form PTO/SB/08. Copies of the references cited on PTO/SB/08 are enclosed herewith. It is respectfully requested that the cited references be considered and that the enclosed copy of PTO/SB/08 be initialed by the Examiner to indicate such consideration and a copy thereof returned to applicant(s).

Pursuant to 37 C.F.R. § 1.97, the submission of this Information Disclosure Statement is not to be construed as a representation that a search has been made and is not to be construed as an admission that the information cited in this statement is material to patentability.

Please charge any additional fee due to Deposit Account 02-2666. A duplicate copy of the Fee Transmittal is enclosed for this purpose.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Date: March 07, 2002




Ronald S. Tamura, Reg. No. 43,179

12400 Wilshire Blvd., 7th Floor  
Los Angeles, California 90025  
(714) 557-3800

**CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 to the Patent and Trademark Office on: March 7, 2002.



*Laura R. Robles*

03/07/02

*Date*

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.**

Please type a plus sign (+) inside this box →



PTO/SB/08B (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no person is required to respond to a collection of information unless it displays a valid OMB control number.

<b>Substitute for form 1449A/PTO</b> <b>INFORMATION DISCLOSURE</b> <b>STATEMENT BY APPLICANT</b>				<b>Complete if Known</b>	
				Application Number	10/017,669
				Filing Date	October 30, 2001
				First Named Inventor	Youfeng Wu
				Group Art Unit	2122
				Examiner Name	Unassigned
				Attorney Docket Number	42390P10350
Sheet	2	of	2		

OTHER ART - NON PATENT LITERATURE DOCUMENTS		
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
	C	PATH PROFILE GUIDED PARTIAL DEAD CODE ELIMINATION USING PREDICATION, by RAJIV GUPTA, et al., PACT '97, November 11-15, 1997 in San Francisco, California
	D	COMPILER-DIRECTED DYNAMIC COMPUTATION REUSE: RATIONALE AND INITIAL RESULTS, by DANIEL A. CONNORS, et al., Department of Electrical and Computer Engineering Center for Reliable And High-Performance Computing, University of Illinois, Urbana, IL 61801, Nov. 1999
	E	IMPROVING TRACE CACHE EFFECTIVENESS WITH BRANCH PROMOTION AND TRACE PACKING, by SANJAY JERAM PATEL, et al., Advanced Computer Architecture Laboratory, Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor, Michigan 48109-2122
	F	THE SUPERBLOCK: AN EFFECTIVE TECHNIQUE FOR VLIW AND SUPERSCALAR COMPILATION, by WEN-MEI W. HWU, et al., Center for Reliable and High-Performance Computing, University of Illinois, Urbana-Champaign, Illinois, 61801.
	G	REPLAY: A HARDWARE FRAMEWORK FOR DYNAMIC PROGRAM OPTIMIZATION, by SANJAY J. PATEL, et al., Center for Reliable and High-Performance Computing, The University of Illinois at Urbana-Champaign, CRHC Technical Report # CRHC-99-16, December 1999

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

**Examiner:** Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication

<sup>1</sup>Unique citation designation number. <sup>2</sup>Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.